3L NPC & TNPC Topology

General

One benefit of using 3L NPC or 3L TNPC topology is the lower current THD; that reduces the filtering effort (less copper needed, lower losses in the filter).

A major advantage of 3L NPC is the possibility to use IGBTs and diodes with breakdown voltages that are lower than the actual DC-link voltage. The lower blocking devices produce lower losses and so the efficiency can be increased. By using the same blocking voltage as in a 2L applications higher DC-link voltages can be realized. Compared to a 2L phase leg module one phase leg of a 3L NPC module consists of 10 instead of 4 semiconductors (Fig. 1): 4 IGBTs (T1 - T4), 4 antiparallel Free-Wheeling Diodes (FWD; D1 - D4) and 2 Clamping Diodes (CD; D5 and D6).
Four power terminals connect the module to AC and to the DC-link: DC+, DC- and N (neutral). The DC-link is split in two symmetric halves connected in series; the upper half connecting DC+ and N and the lower half connecting N and DC-.

In this 3L topology every conduction path consists of two semiconductors in series and it can either handle higher DC-link voltages or the blocking voltage of the switches can be reduced in comparison to a 2L topology.

The benefit of 3L TNPC is the 3L output voltage waveform while there are no restrictions to the switching scheme as in 3L NPC (especially in emergency shutdown).

A 3L TNPC phase leg (Fig. 2) consists of only 8 semiconductors: 4 IGBTs (T1 - T4) and 4 antiparallel Free-Wheeling Diodes (FWD; D1 - D4). As a 3L NPC the TNPC is connected to the split DC-link at DC+, N and DC-. The fourth power terminal provides the AC output.

In 3L TNPC topology semiconductors with different breakdown voltages are used: T1 and T4 (which are referred to as outer switches) need to withstand the full DC-link voltage. The inner switches (indices 2 and 3) connect AC to Neutral and must be able to block half of the DC-link voltage.

In 3L TNPC topology the conduction paths are either through one higher blocking semiconductors (outer switch) or two lower blocking devices in series (inner switches).

Naming the semiconductors as shown in Fig. 1 and Fig. 2 inherits the advantage that the exact same switching pattern can be used for both 3L NPC and 3L TNPC topology.

**Difference 2L ↔ 3L**

The difference between 2L and 3L topology is not only the number of semiconductor devices. While the well-known 2L converter switches either DC+ or DC- to the AC terminal (Fig. 3), the 3L versions connect the AC either to DC+, DC- or N. N (neutral) is the midpoint voltage between DC+ and DC- and forms the third voltage level where the three level topology has its name from.

By introducing a third voltage level the waveform of the output voltage is approximated closer to the desired sine waveform (Fig. 4) and the current THD can be reduced. Thus strong requirements concerning grid quality (when feeding to the grid) can be met more easily.

**Comparison of 2L ↔ 3L NPC/TNPC:**

**NPC & TNPC:**
- For reaching the same current THD value with 3L topology the switching frequency can be
Reduced leading to reduced switching power losses.

- Subsequently operation at a working point producing the same switching frequency as in 2L topology the current THD can be reduced in 3L topology.
- In 3L applications the switching frequency can be reduced compared to 2L applications, still improving the THD and reducing the filtering effort.
- As the number of IGBTs has increased from 2 to 4 also the number of gate drivers increases. The auxiliary power consumption grows as well as the control effort.

**NPC:**

- The number of switches in the active current path in 3L NPC topology is doubled; that increases the conduction power losses.
- In 3L NPC applications semiconductors with a lower blocking voltage capability may be used; example: DC-link voltage of 750V can be handled with 1200V 2L or 650V 3L modules (each switch only needs to block 375V). The lower losses of the lower blocking devices compensate the additional losses due to the increased number of devices in the current path.
- The maximum DC-link voltages are 800V\(_{DC}\) using 650V semiconductors, 1500V\(_{DC}\) using 1200V semiconductors and 2400V\(_{DC}\) using 1700V semiconductors.

**TNPC:**

- The number of switches in the active current path in 3L TNPC topology is either similar to 2L (outer switches) producing the same losses or doubled (with lower blocking voltage; inner switches) leading to higher conduction but lower switching losses.
- The maximum DC-link voltages are as for a 2L module: 400V\(_{DC}\) using 650V semiconductors, 800V\(_{DC}\) using 1200V semiconductors and 1200V\(_{DC}\) using 1700V semiconductors.

### Switching pattern of a 3L converter

The control of 3L applications is more sophisticated than 2L. While the 2L switching pattern is pretty simple (TOP and BOT IGBTs always switch inversely) it gets more complicated at 3L as certain switches (namely T2 and T3) are switched on for quite a while depending on the value of \(\cos \varphi\) (up to a half period for \(\cos \varphi = 1\)). The number of possible switching states increases from 4 in 2L topology (TOP/BOT: 0/0, 0/1, 1/0, 1/1) to 16.

At 3L NPC a distinction is drawn between allowed, potentially destructive and destructive states (Fig. 5).

#### Fig. 5: Switching states NPC

<table>
<thead>
<tr>
<th></th>
<th>T1</th>
<th>T2</th>
<th>T3</th>
<th>T4</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0 0 1 0</td>
<td>0 1 0 1</td>
<td>0 1 1 0</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>

- **Allowed states:**
  - All IGBTs are in off-state; the converter is switched off.
  - Either T2 or T3 may be switched on solely.
  - Each state where two adjacent IGBTs are switched on (T1/T2, T2/T3, T3/T4).

- **Potentially destructive states:**
  - Either T1 or T4 is switched on solely or together.
  - Two not adjacent IGBTs are switched on (T1/T3 or T2/T4).

- **Destructive states:**
  - Three adjacent IGBTs are switched on (T1/T2/T3 → shorting upper half of DC-link; T2/T3/T4 → shorting lower half of DC-link)
  - Three not adjacent IGBTs are switched on (T1/T2/T4 → full DC-link voltage applies to T3; T1/T3/T4 → full DC-link voltage applies to T2)
  - Four IGBTs switched on → DC+, DC- and N shorted.

At 3L TNPC the distinction is drawn only between allowed and destructive states (Fig. 6).

#### Fig. 6: Switching states TNPC

<table>
<thead>
<tr>
<th></th>
<th>T1</th>
<th>T2</th>
<th>T3</th>
<th>T4</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>0 1 0 0</td>
<td>0 0 1 0</td>
<td>1 0 1 1</td>
<td>1 1 1 1</td>
</tr>
</tbody>
</table>

- **Allowed states:**
  - All IGBTs are in off-state; the converter is switched off.
  - Any one of the IGBTs may be switched on solely.
  - Each state where two adjacent IGBTs are switched on (T1/T2, T2/T3 or T3/T4).

- **Destructive states:**
  - Two not adjacent IGBTs are switched on (T1/T3 → shorting upper half of DC-link; T2/T4 → shorting lower half of DC-link; T1/T4 → shorting DC+ and DC-).
Commutations and commutation paths

NPC & TNPC:

Fig. 7 shows a sine voltage (blue trace) and the related current (red trace) at inductive load. The inverter operation can be divided in four operating areas. For \( \cos \varphi = +1 \) (no phase shift) voltage and current waveforms are in phase; only working areas 1 and 3 are active. For \( \cos \varphi = -1 \) (180° phase shift) only working areas 2 and 4 are active.

For any value of \( \cos \varphi \) between -1 and +1 the phase shift changes and so do the time shares of the four working areas.

The active switches and the commutations for these four working areas are listed below:

1. both voltage and current are greater than 0 (\( V > 0, I > 0 \)):
   - 2L: \( T_{\text{TOP}} \leftrightarrow D_{\text{BOT}} \)
   - 3L NPC: \( T_{1}/T_{2} \leftrightarrow D_{5}/T_{2} \) (short commutation path)
   - 3L TNPC: \( T_{1} \leftrightarrow D_{3} \)

2. voltage is less and current is greater than 0 (\( V < 0, I > 0 \)):
   - 2L: \( T_{\text{TOP}} \leftrightarrow D_{\text{BOT}} \)
   - 3L NPC: \( D_{5}/T_{2} \leftrightarrow D_{3}/D_{4} \) (long commutation path)
   - 3L TNPC: \( T_{2}/D_{3} \leftrightarrow D_{4} \)

3. both voltage and current are less than 0 (\( V < 0, I < 0 \)):
   - 2L: \( T_{\text{BOT}} \leftrightarrow D_{\text{TOP}} \)
   - 3L NPC: \( T_{3}/T_{4} \leftrightarrow T_{3}/D_{6} \) (short commutation path)
   - 3L TNPC: \( T_{4} \leftrightarrow T_{3}/D_{2} \)

4. voltage is greater and current is less than 0 (\( V > 0, I < 0 \)):
   - 2L: \( T_{\text{BOT}} \leftrightarrow D_{\text{TOP}} \)
   - 3L NPC: \( T_{3}/D_{6} \leftrightarrow D_{1}/D_{2} \) (long commutation path)
   - 3L TNPC: \( T_{3}/D_{2} \leftrightarrow D_{1} \)

NPC:

While in a “short commutation path” the commutation affects only one of the two active switches (e.g. \( T_{1} \leftrightarrow D_{5} \)) the current through the other active switch does not change (e.g. \( T_{2} \)). In a “long commutation path” (e.g. \( D_{5}/T_{2} \leftrightarrow D_{3}/D_{4} \)) both devices are affected.

The name “short/long commutation path” also indicates the geometric length of the commutations; while the short commutation takes place either within the upper or the lower half of the 3L module in a long commutation the current changes from the upper to the lower half (or vice versa).

The short commutation (Fig. 8) in the upper half of the module (device indices 1, 2 and 5) is active in operating area 1 (Fig. 9); both voltage and current are positive. The commutation goes back and forth between \( T_{1} \) and \( D_{5} \); the current flows from \( \text{DC}+ \) via \( T_{1} \) and \( T_{2} \) to the AC terminal as long as \( T_{1} \) is switched on. When \( T_{1} \) switches off, the current commutates to the clamping diode \( D_{5} \); now the current flow is from \( N \) via \( D_{5} \) and \( T_{2} \) to \( \text{AC} \). \( T_{2} \) stays switched on all the time.

The long commutation for positive output current (Fig. 10) goes back and forth between \( D_{5}/T_{2} \) in the upper half of the module and \( D_{3}/D_{4} \) in the lower half => across the entire device.
This commutation across the entire device is due to the fact that in operating area 2 (Fig. 11) the current is still positive (flowing from the DC-link towards the load) while the output voltage is negative.

The other short commutation path is active in operating area 3 (Fig. 12 & Fig. 13), in the lower half of the module. Output current and voltage are negative.

The commutation goes back and forth between T4 and D6; the current flows from the AC terminal across T3 and T4 to DC- as long as T4 is switched on. As soon as T4 switches off, the current commutates to the clamping diode D6; the new conduction path is from AC via T3 and D6 to N. T3 stays switched on all the time.

The long commutation path for negative current (Fig. 14) goes back and forth between D6/T3 in the lower half of the module and D1/D2 in the upper half across the entire device.

The long commutation in operating area 4 (Fig. 4) comes with negative output current (flowing from the AC terminal towards the DC-link) and positive voltage.

**TNPC:**
There are no “short” or “long” commutation paths in TNPC topology; all paths are of the same geometric length and inherit one outer switch (indices 1 or 4; either IGBT or diode) and two inner switches (either T2 and D3 or T3 and D2). In normal operation the commutation always affects one outer and two inner switches; there is no commutation between T1/D1 and T4/D4.

In operating area 1 (Fig. 16 & Fig. 9) output voltage and current are positive, the current flows towards the AC terminal. The commutation goes back and forth between T1 and T2/D3; the current flows from DC+ via T1 to the AC terminal as long as T1 is switched on. When T1...
In operating area 4 (Fig. 19) the output current is negative while the voltage is positive (Fig. 15). The current commutates back and forth between the inner switches T3/D2 and the diode D1.

3L converter

Module consideration

When a 3L module is designed especially the commutation paths find consideration: large commutation paths inherit large stray inductances. When the load current through a conduction path with large stray inductance is switched off high voltage overshoots occur. To avoid a destruction of the semiconductor the voltage overshoot must stay below its blocking voltage. That can be reached by either reducing the maximum allowed DC-link voltage and allowing higher overshoots or by reducing the stray inductances producing less overshoots.

Of course the aim is to reduce the stray inductance and allow higher DC-link voltages (that increases the possible AC output voltage and so the module power).

Setup with standard 2L modules

Theoretically 3L topologies can be set up with already existing standard 2L modules (Fig. 20 & Fig. 21). The assembly would require bus bar interconnection of the modules and would be very scalable.

NPC:

Practically the NPC setup from 2L modules (Fig. 20) inherits always very long conduction paths, especially for the commutations across module borders (that gets even worse for the long commutation paths).

Due to the stray inductance these large commutation paths produce very high voltage overshoots so that the shown setups offer no advantages in regard to 2L designs.
In the TNPC setup from 2L modules (Fig. 21) every commutation path is across module borders. Similar to the NPC setup stray inductances lead to high voltage overshoots which make this solution unattractive.

**TNPC:**

The output power range goes as follows: 200 A – 600 A, 50 A – 150 A followed by MiniSKiiP (75 A – 200 A) up to SKiM modules with 200 A – 600 A rated current. While SEMITOP and MiniSKiiP are available for DC-link voltages of up to approx. 800 V, SKiM modules allow for up to 1500 V. The output power range goes as far as 250 kVA (Fig. 22).

As soon as even higher power is required several modules need to be connected in parallel.

**Driving 3L devices**

**Normal operation sequences**

**NPC & TNPC:**

When all devices are switched off and the 3L converter starts operation it must be one of the inner IGBTs to be switched on first. In case of positive output voltage that is T1 may be pulsed. For the switch-off sequence the reverse order must be maintained: it must be made sure that T1 is thoroughly switched off before T2 may be turned off. That can be achieved by turning off T2 a short time (1.3 µs) after the turn-off signal for T1 has occurred; this dead time is well known as interlock-time between TOP and BOT switch at SEMIKRON 2L gate drivers.

**Dedicated 3L modules**

As the 3L topology setup from 2L modules appears not to be the best solution a new module design has been made facing the special requirements coming with the 3L technology.

At the very beginning a choice must be made concerning the module size and the related electric module power: the bigger the module shall become the more power it can provide as large chip area is available. Unfortunately larger module size also stands for higher stray inductances leading to high switching voltage overshoots thus limiting the maximum current.

High power can either be realized by one large module or by many smaller modules in parallel. The latter solution requires an equally high number of driving units that need to be parallelized (with known problems: cost, space, jitter of separate drivers, compensation current when using paralleled drivers...).
**NPC:**
When an inner IGBT (T2 or T3) is switched off before the corresponding outer IGBT (T1 or T4) the inner switch would be exposed to the full DC-link voltage. In case this voltage was higher than the blocking voltage of that semiconductor it would be destroyed.

As shown in Fig. 5 there are switching patterns that are not allowed because they are destructive. Those states must be avoided if the device shall not be destroyed.

**TNPC:**
The same rules as stated for NPC also apply for TNPC converters. When an inner IGBT (T2 or T3) is switched off before the corresponding outer IGBT (T1 or T4) the load current would commutate from an outer IGBT (T1 or T4) to an outer diode (D4 or D1). This commutation path inherits a higher inductance and thus the outer IGBT switching off would be exposed to a higher voltage overshoot. In case this overshoot exceeded the blocking voltage of that semiconductor it would be destroyed.

Subsequently turning off in different order or turning off all IGBT simultaneously is only possible when the semiconductors’ blocking voltages are not exceeded. As shown in Fig. 6 there are switching patterns that are not allowed because they are destructive. Those states must be avoided if the device shall not be destroyed.

**NPC & TNPC:**
The gate signals of T1 and T3 (T2 and T4 respectively) are invers. It has to be made sure that one IGBT is securely switched off before the other one is switched on.

**Emergency shut-down**

There are several events that may occur which in 2L application lead to immediate switch-off by the driver to protect the semiconductors. Imaginable events are:
- thermal overload
- current overload or
- desaturation.

Any of these scenarios must lead to a quick shut-down in 3L application as well.

**NPC & TNPC:**
But it must be made sure that the correct switch-off sequence is maintained: outer IGBT first (T1 or T4), inner IGBT afterwards (T2 or T3) to avoid destruction due to voltage breakdown.

Where thermal overload or a slowly rising current can be monitored with NTC/PTC and current sensors and leave some time for the supervising controller to react in an appropriate time, a desaturation event leaves a maximum of 10µs time for switch-off.

When an outer switch (T1 or T4) desaturates it may be switched off immediately by the driver. Within 1..3µs the according inner IGBT is to be switched off as well.

It gets more complicated, when the desaturation happens at an inner switch (T2 or T3): when the event is monitored the driver must have the information if an according outer switch is switched on as well or not. If it is switched on the gate driver must switch off the outer IGBT immediately, wait 1..3µs and then switch off the inner IGBT as well. If no outer IGBT is switched on the driver must switch off the inner IGBT immediately.

In any case the driver generates an error message so that the controller can shut down the other devices of the converter as well and so establish a secure state.

**Protection of 3L devices against voltage overshoots**

As soon as a current path is interrupted (by switching off an IGBT or a diode) the voltage across the switched off device begins to rise. This voltage overshoot is caused by the energy stored as magnetic field of the current path. The energy increases linearly with rising stray inductance \( L_S \) \( \left( E = 0.5 L_S \frac{d^2 i}{dt^2} \right) \); e.g. doubled parasitic inductance \( L_S \) causes doubled energy \( E \). The voltage overshoot \( V = L_S \frac{di}{dt} \) is added to the DC-link voltage; the sum must not exceed the blocking voltage of the semiconductor as it would be destroyed.

Due to the fact that a 3L module is larger than a 2L device and a conduction path inherits two switches the current paths are longer and hence the stray inductances higher. Especially the long commutation paths (NPC topology; T2/D5 \( \Leftrightarrow \) D3/D4 or T3/D6 \( \Leftrightarrow \) D1/D2) must be payed attention to when the module is designed.

While with a good design low values of the stray inductances can be realised (e.g. SKiM4 MLI: 28nH per switch, approx. 60nH for the long commutation path) it is not possible to construct a low inductive 3L setup with standard 2L modules. The long commutation path passes at least three modules in NPC topology (see Fig. 20) or two ot three modules in TNPC topology (Fig. 21) what leads to a stray inductance of about 200nH. That is more than three times as much as in the dedicated 3L module. Assuming the \( \frac{di}{dt} \) is the same this setup produces more than three times as much voltage overshoot.

For that reason SEMIKRON recommends the use of dedicated 3L modules.

If there are no further possibilities to reduce the voltage overshoot at its root cause (i.e. even shorter connections between the semiconductors which at a certain point is not possible any more) the overshoot needs to be handled in a way protecting the semiconductors.

**Snubber**

Snubber capacitors can be connected to DC+ and N respectively N and DC-. They must be positioned as close to the module as possible and can be chosen according to the hints given in SEMIKRON Application Note AN-7006.
Active Clamping

Another way to handle harmful voltages is to use an active clamping network at the IGBTs (Fig. 23). This network consists of several in series connected transient voltage suppressor (TVS) diodes providing a breakdown voltage which is slightly below the IGBT’s breakdown voltage. The clamping network is connected between collector and gate of the device that shall be protected.

When the switch is turned off and the voltage across increases above the breakdown voltage of the TVS diodes they start conducting a current into the gate of the IGBT. The IGBT starts conducting as well; that leads to a voltage breakdown across the device as soon as the energy stored as magnetic field is exhausted, the TVS diodes go into blocking mode again and the IGBT switches off.

Fig. 23: Simple active clamping circuit

3L loss calculation

For choosing a 3L module that is best suited for a certain application it is necessary to calculate the power losses that emerge in the different semiconductors. Subsequently the equations for calculating the power losses in 3L NPC and 3L TNPC are shown.

NPC:
The power losses of the 10 semiconductors in 3L NPC topology can be calculated according to:

- **T1 & T4:**
  \[ P_{cond} = \frac{M}{12\pi} \cdot \left\{ 3V_{ce0} \cdot \left[ (\pi - \varphi) \cdot \cos(\varphi) + \sin(\varphi) \right] + 2r_{ce} \cdot I \cdot [1 + \cos(\varphi)]^2 \right\} \]
  \[ P_{on} = f_{on} \cdot E_{on} \cdot \left( \frac{I}{I_{ref}} \right)^{\kappa_t} \cdot \left( \frac{V_{CC}}{V_{ref}} \right)^{\kappa_t} \cdot \left( \frac{1}{2\pi} \cdot [1 + \cos(\varphi)] \right) \cdot G_t \]

- **T2 & T3:**
  \[ P_{cond} = \frac{I}{12\pi} \cdot \left( V_{ce0} \cdot \left[ 12 + 3M \left( \varphi \cdot \cos(\varphi) - \sin(\varphi) \right) \right] + r_{ce} \cdot I \cdot [3\pi - 2M(1 - \cos(\varphi)]^2 \right\} \]
  \[ P_{on} = f_{on} \cdot E_{on} \cdot \left( \frac{I}{I_{ref}} \right)^{\kappa_t} \cdot \left( \frac{V_{CC}}{V_{ref}} \right)^{\kappa_t} \cdot \left( \frac{1}{2\pi} \cdot [1 - \cos(\varphi)] \right) \cdot G_t \]

- **D5 & D6:**
  \[ P_{cond} = \frac{I}{12\pi} \cdot \left( V_{f0} \cdot \left[ 12 + 3M \left( \varphi \cdot \cos(\varphi) - \sin(\varphi) \right) \right] + r_{f} \cdot I \cdot [3\pi - 4M(1 + \cos^2(\varphi)] \right\} \]
  \[ P_{on} = f_{on} \cdot E_{on} \cdot \left( \frac{I}{I_{ref}} \right)^{\kappa_t} \cdot \left( \frac{V_{CC}}{V_{ref}} \right)^{\kappa_t} \cdot \left( \frac{1}{2\pi} \cdot [1 + \cos(\varphi)] \right) \cdot G_t \]
The power losses of the eight semiconductors in 3L TNPC topology are different from those of 3L NPC and can be calculated as follows:

- **D1 & D4:**
  \[
P_{\text{cond}} = \frac{M_i}{12\pi} \left\{ 3V_{f0} \left[ -\varphi \cos(\phi) + \sin(\phi) \right] + 2r_f \dot{I} \cdot \left[ 1 - \cos(\phi) \right]^2 \right\}
  \]
  \[
P_{sw} = f_{sw} \cdot E_{sw} \left( \frac{\dot{I}}{I_{ref}} \right)^{K_i} \left( \frac{V_{CC}}{V_{ref}} \right)^{K_i} \left( \frac{1}{2\pi} \left[ 1 - \cos(\phi) \right] \right) G_i
  \]

- **D2 & D3:**
  \[
P_{\text{cond}} = \frac{M_i}{12\pi} \left\{ 3V_{f0} \left[ -\varphi \cos(\phi) + \sin(\phi) \right] + 2r_c \dot{I} \cdot \left[ 1 - \cos(\phi) \right]^2 \right\}
  \]
  \[
P_{sw} = 0
  \]

**TNPC:**

The power losses of the eight semiconductors in 3L TNPC topology are different from those of 3L NPC and can be calculated as follows:

- **T1 & T4:**
  \[
P_{\text{cond}} = \frac{M_i}{12\pi} \left\{ 3V_{ce0} \left[ (\pi - \varphi) \cos(\phi) + \sin(\phi) \right] + 2r_c \dot{I} \cdot \left[ 1 + \cos(\phi) \right]^2 \right\}
  \]
  \[
P_{sw} = f_{sw} \cdot E_{sw} \left( \frac{\dot{I}}{I_{ref}} \right)^{K_i} \left( \frac{V_{CC}}{V_{ref}} \right)^{K_i} \left( \frac{1}{2\pi} \left[ 1 + \cos(\phi) \right] \right) G_i
  \]

- **T2 & T3:**
  \[
P_{\text{cond}} = \frac{\dot{I}}{12\pi} \left\{ V_{ce0} \left[ 12 + 6M (\varphi \cos(\phi) - \sin(\phi)) - 3M \pi \cos(\phi) \right] + r_c \dot{I} \cdot \left[ 3\pi - 4M \left( 1 + \cos^2(\phi) \right) \right] \right\}
  \]
  \[
P_{sw} = f_{sw} \cdot E_{sw} \left( \frac{\dot{I}}{I_{ref}} \right)^{K_i} \left( \frac{V_{CC}}{V_{ref}} \right)^{K_i} \left( \frac{1}{2\pi} \left[ 1 - \cos(\phi) \right] \right) G_i
  \]

- **D2 & D3:**
  \[
P_{\text{cond}} = \frac{\dot{I}}{12\pi} \left\{ V_{f0} \left[ 12 + 3M (2\varphi \cos(\phi) - 2\sin(\phi)) - 3M \pi \cos(\phi) \right] + r_c \dot{I} \cdot \left[ 3\pi - 4M \left( 1 + \cos^2(\phi) \right) \right] \right\}
  \]
  \[
P_{sw} = f_{sw} \cdot E_{sw} \left( \frac{\dot{I}}{I_{ref}} \right)^{K_i} \left( \frac{V_{CC}}{V_{ref}} \right)^{K_i} \left( \frac{1}{2\pi} \left[ 1 - \cos(\phi) \right] \right) G_i
  \]

- **D1 & D4:**
  \[
P_{\text{cond}} = \frac{M_i}{12\pi} \left\{ 3V_{f0} \left[ -\varphi \cos(\phi) + \sin(\phi) \right] + 2r_f \dot{I} \cdot \left[ 1 - \cos(\phi) \right]^2 \right\}
  \]
  \[
P_{sw} = f_{sw} \cdot E_{sw} \left( \frac{\dot{I}}{I_{ref}} \right)^{K_i} \left( \frac{V_{CC}}{V_{ref}} \right)^{K_i} \left( \frac{1}{2\pi} \left[ 1 - \cos(\phi) \right] \right) G_i
  \]
NPC & TNPC:
The equations are valid for \( M = 0\ldots1 \). The modulation index \( M \) correlates DC-link voltage and RMS voltage:

\[
M = \frac{\sqrt{2} \cdot V_{\text{RMS}}}{\sqrt{3} \cdot \frac{V_{\text{DC}}}{2}}
\]

Typical values of \( K_V \), \( K_I \) and \( G_I \) for SEMIKRON modules are shown in Fig. 16.

### Fig. 16: Typ. \( K_V \), \( K_I \) and \( G_I \) values for SEMIKRON modules

<table>
<thead>
<tr>
<th></th>
<th>IGBT</th>
<th>Diode</th>
</tr>
</thead>
<tbody>
<tr>
<td>( K_V )</td>
<td>1.4</td>
<td>0.6</td>
</tr>
<tr>
<td>( K_I )</td>
<td>1</td>
<td>0.6</td>
</tr>
<tr>
<td>( G_I )</td>
<td>1</td>
<td>1.15</td>
</tr>
</tbody>
</table>

SemiSel

SemiSel is SEMIKRON’s online simulation tool to calculate losses and temperatures of power semiconductors in customer specific applications. From specific values for cooling (e.g. type and performance of the heatsink, ambient temperature) and electric parameters (e.g. input/output voltage, switching frequency, load current, etc.) SemiSel calculates the power losses and junction temperatures of all IGBTs and diodes within a few seconds. By changing certain parameters the optimum setup (which type of module, switching frequency,…) can easily be found. SemiSel 4.0 has been extended to calculate the 3L NPC topology in the same convenient way as 2L designs.

Symbols and Terms used

<table>
<thead>
<tr>
<th>Letter Symbol</th>
<th>Term</th>
</tr>
</thead>
<tbody>
<tr>
<td>2L</td>
<td>Two level</td>
</tr>
<tr>
<td>3L</td>
<td>Three level</td>
</tr>
<tr>
<td>CD</td>
<td>Clamping Diode</td>
</tr>
<tr>
<td>( \cos \phi )</td>
<td>Power factor</td>
</tr>
<tr>
<td>CS1</td>
<td>Collector Sense of IGBT 1</td>
</tr>
<tr>
<td>DC+</td>
<td>Positive potential (terminal) of a direct voltage source</td>
</tr>
<tr>
<td>DC-</td>
<td>Negative potential (terminal) of a direct voltage source</td>
</tr>
<tr>
<td>di/dt</td>
<td>Rate of rise and fall of current</td>
</tr>
<tr>
<td>E</td>
<td>Electrical energy</td>
</tr>
<tr>
<td>( E_{\text{SW}} )</td>
<td>Sum of energy dissipation during turn-on and turn-off-time</td>
</tr>
<tr>
<td>( f_{\text{SW}} )</td>
<td>Switching frequency</td>
</tr>
<tr>
<td>FWD</td>
<td>Free Wheeling Diode</td>
</tr>
<tr>
<td>GA</td>
<td>Single Switch</td>
</tr>
<tr>
<td>GAL</td>
<td>Chopper, low IGBT</td>
</tr>
<tr>
<td>GAR</td>
<td>Chopper, high IGBT</td>
</tr>
<tr>
<td>GB</td>
<td>Half-bridge</td>
</tr>
<tr>
<td>( G_I )</td>
<td>Adaptation factor for the non-linear semiconductor characteristics</td>
</tr>
<tr>
<td>GM</td>
<td>Half-bridge with anti-serial switches (IGBT and antiparallel diode)</td>
</tr>
<tr>
<td>( i )</td>
<td>Time dependent value of current</td>
</tr>
<tr>
<td>( I )</td>
<td>Peak value of current</td>
</tr>
<tr>
<td>( I_{\text{C,NOM}} )</td>
<td>Nominal collector current</td>
</tr>
<tr>
<td>IGBT</td>
<td>Insulated Gate Bipolar Transistor</td>
</tr>
<tr>
<td>( I_{\text{peak}} )</td>
<td>Peak value of current</td>
</tr>
<tr>
<td>( I_{\text{ref}} )</td>
<td>Reference current value of the switching loss measurement</td>
</tr>
<tr>
<td>( I_{\text{RMS}} )</td>
<td>AC terminal current</td>
</tr>
<tr>
<td>( \phi )</td>
<td>Conduction angle</td>
</tr>
<tr>
<td>( K_I )</td>
<td>Exponent for the current dependency of switching losses</td>
</tr>
<tr>
<td>( K_V )</td>
<td>Exponent for the voltage dependency of switching losses</td>
</tr>
<tr>
<td>( L_p )</td>
<td>Parasitic inductance / stray inductance</td>
</tr>
<tr>
<td>M</td>
<td>Modulation index</td>
</tr>
<tr>
<td>( N )</td>
<td>Neutral potential (terminal) of a direct voltage source; midpoint between DC+ and DC-</td>
</tr>
<tr>
<td>NPC</td>
<td>Neutral Point Clamped</td>
</tr>
<tr>
<td>NTC</td>
<td>Temperature sensor with negative temperature coefficient</td>
</tr>
<tr>
<td>Symbol</td>
<td>Description</td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
</tr>
<tr>
<td>P</td>
<td>Active power</td>
</tr>
<tr>
<td>P_{cond}</td>
<td>Conduction power losses</td>
</tr>
<tr>
<td>P_{SW}</td>
<td>Switching power losses</td>
</tr>
<tr>
<td>PTC</td>
<td>Temperature sensor with positive temperature coefficient</td>
</tr>
<tr>
<td>Q</td>
<td>Reactive power</td>
</tr>
<tr>
<td>r_{CE}</td>
<td>On-state slope resistance (IGBT)</td>
</tr>
<tr>
<td>r_{f}</td>
<td>On-state slope resistance (diode)</td>
</tr>
<tr>
<td>RMS</td>
<td>Root Mean Square</td>
</tr>
<tr>
<td>R_{th}</td>
<td>Thermal resistance</td>
</tr>
<tr>
<td>S</td>
<td>Apparent power</td>
</tr>
<tr>
<td>t</td>
<td>Time</td>
</tr>
<tr>
<td>THD</td>
<td>Total Harmonic Distortion</td>
</tr>
<tr>
<td>T_{j}</td>
<td>Junction temperature</td>
</tr>
<tr>
<td>TNPC</td>
<td>T-type Neutral Point Clamped</td>
</tr>
<tr>
<td>TVS</td>
<td>Transient voltage suppressor diode</td>
</tr>
<tr>
<td>V</td>
<td>Voltage</td>
</tr>
<tr>
<td>V_{CC}</td>
<td>Collector-emitter supply voltage</td>
</tr>
<tr>
<td>V_{CE}</td>
<td>Collector-emitter voltage</td>
</tr>
<tr>
<td>V_{f0}</td>
<td>Collector-emitter threshold voltage (diode)</td>
</tr>
<tr>
<td>V_{CE0}</td>
<td>Collector-emitter saturation voltage</td>
</tr>
<tr>
<td>V_{DC}</td>
<td>Total supply voltage (DC+ to DC-)</td>
</tr>
<tr>
<td>V_{ref}</td>
<td>Reference voltage value of the switching loss measurement</td>
</tr>
<tr>
<td>V_{RMS}</td>
<td>AC terminal voltage</td>
</tr>
</tbody>
</table>

**References**

[1] [www.SEMIKRON.com](http://www.SEMIKRON.com)


**DISCLAIMER**

SEMIKRON reserves the right to make changes without further notice herein to improve reliability, function or design. Information furnished in this document is believed to be accurate and reliable. However, no representation or warranty is given and no liability is assumed with respect to the accuracy or use of such information. SEMIKRON does not assume any liability arising out of the application or use of any product or circuit described herein. Furthermore, this technical information may not be considered as an assurance of component characteristics. No warranty or guarantee expressed or implied is made regarding delivery, performance or suitability. This document supersedes and replaces all information previously supplied and may be superseded by updates without further notice.

SEMIKRON products are not authorized for use in life support appliances and systems without the express written approval by SEMIKRON.